In this paper, an approach to reduce the common-mode voltage and to eliminate narrow pulse for implemented AC-DC matrix converters is presented. An improved space vector modulation (SVM) strategy is developed by replacing the zero space vectors with suitable pairs of active ones. Further, while considering the commutation time, the probability of narrow pulse in the conventional and proposed SVM methods are derived and compared. The advantages of the proposed scheme include: a 50% reduction in the peak value of the common-mode voltage; improved input and output performances; a reduction in the switching loss by a reduced number of switching commutations and a simplified implementation via software. Experimental results are presented to demonstrate the correctness of the theoretical analysis, as well as the feasibility of the proposed strategy.
I. INTRODUCTION
AC-DC energy conversion is commonly used in industry applications such as DC motor drives, uninterruptible power supplies (UPS), high-voltage direct current (HVDC) electric power transmission systems, battery energy storage systems (BESS) and so on. Among the many AC-DC converter topologies available, the pulse-width-modulation (PWM) rectifier [1] , which can ideally produce a variable ripple-free dc output current while drawing sinusoidal input currents from the supply at unity power factor, attracts the most attention. The main drawback of this topology is its requirement of a bulky set of line inductors for voltage boosting purposes. The size of these inductors would limit its compactness and raise its costs. In addition to the PWM rectifier, the AC-DC matrix converter or matrix rectifier (MR) [2] , [3] , can also be considered. The major advantage of this converter is its reduced volume and weight due to the absence of bulky energy storage components. Furthermore, the matrix rectifier can generate load waveforms with a wide range magnitude and variable polarity during motoring and regeneration.
Since Donald and Thomas [3] derived the first modulation technique for the MR by utilizing the Venturini switching theory [4] , several modulation methods have been proposed [5] - [7] . Among them, space vector modulation (SVM) has been, up to now, a well-known and commonly used modulation method because of its high performance and relative simplicity. Nevertheless, an improperly designed modulation strategy will introduce many problems into the system, including common-mode interference [8] , waveform distortion caused by narrow pulses [9] , switching losses, etc.
The common-mode voltage (CMV) with a high magnitude, a high frequency and a high variation ratio produced by power converters can cause early motor winding failures and bearing deterioration, reduce the lifetime of the winding insulation, break the motor insulation easily, and cause wideband electromagnetic interference on the output side. Thus it is very important to reduce the CMV or limit it within certain bounds for adjustable speed drive systems or other types of loads.
Several methods to reduce common-mode voltage have been proposed [8] , [10] - [14] . However, these methods were established for matrix converters with an AC output. The CMV in MRs and its suppression have not yet been studied thoroughly. Meanwhile, all of these studies were carried out on the basis of ideal conditions, where the commutation process is neglected.
It is common knowledge that current commutation is a critical issue in matrix converters. A multi-step commutation strategy is essential for guaranteeing safe operation in practical applications. Consequently, since a finite commutation time cannot be ignored, an improper modulation strategy will lead to commutation interruptions [15] - [17] . This in turn can result in waveform distortions and even serious commutation failure. Thus an optimized SVM method, which reduces the narrow pulse probability, has been developed for the MR in [17] .
However, the number of switching commutations per switching period reaches a maximum of 8 times, which significantly increases the software complexity and the switching loss. In addition, the CMV reduction problem is not covered in [17] .
This paper presents a novel SVM method for MRs to reduce the peak value of the CMV perfectly and to improve the quality of the input and output waveforms. In the proposed approach, a group of four active space vectors are used to synthesize the desired output voltage. Although the idea of using a suitable pair of active space vectors instead of zero space vectors was introduced in [8] , the narrow pulse probability of this CMV reduction approach is being studied in detail for the first time. An MR prototype is implemented and experiments are carried out with a resistive load. The obtained results verify that a 50% reduction in the amplitude of the CMV is achieved. They also verify that the performance of the MR is improved and that the output voltage regulation range is expanded by the proposed method.
II. MATRIX RECTIFIER AND ITS MODULATION STRATEGY

A. The Conventional SVM Method
When setting the desired output frequency to 0, and removing one output leg, the classical three-phase AC-AC matrix converter is reduced to a MR, as illustrated in Fig. 1 . The topology consists of a three-phase power source, switching matrix composed by six bidirectional switches, an input LC filter to improve the source current quality and to reduce the source voltage distortion, an output inductor and a resistive load. The six bidirectional switches in the MR should be commuted under the restriction that only one switch per output phase should be ON and that it must be ON at any time instance. This restriction reduces to nine the feasible switching states determining the nine space vectors, as shown in Fig. 2 The conventional SVM algorithm for a MR is explained in [18] - [20] . The space vector hexagon is separated into six sectors by the active vectors. To explain the modulation technique easily without missing the generality of the analysis, referring to 
where m is the modulation index, 
where ω i is the angular frequency of the power source; φ is the demanded displacement angle of the source currents; f mod (x,y) stands for the remainder of x when divided by y.
The duty cycle of the zero vector aa I uuur is such that the total duty cycle must be equivalent to the unit at a fixed switching frequency: 
Assuming that the three-phase power source is balanced:
where U s is the amplitude of the input phase voltage. Combining the source voltages defined in (5) and the duty cycles given in (1) and (2), the average value of output voltage and source currents can be obtained in one switching period as:
(6) and (7) indicate that the maximum output voltage of the MR is 1.5U s at m =1 and φ=0; the source currents are sinusoidal and the input power factor is fully controllable.
Once the desired output voltage u o and the input power factor angle φ are given, the space vectors and their corresponding duty cycles are determined univocally. Then, the modulation pattern is applied to complete the switching period.
B. Modulation Pattern
Theoretically, the modulation pattern has no impact on the average output voltage or the input currents. However, in practical applications, since the commutation time cannot be ignored, an improperly designed space vector configuration will result in performance deterioration [15] , [21] . Among the several modulation patterns available for the conventional SVM method, the double-sided symmetric pattern with three zero vectors has been proven to be optimal from the point of view of minimized narrow pulse probability [17] . With 
III. THE PROPOSED SVM METHOD TO REDUCE CMV AND NARROW PULSES
A. CMV of a MR
When using a MC with an AC output or a MR with a DC output two types of output voltage are generated while working. One is differential-mode voltage, which is available for the load; and the other is common-mode voltage, which is defined with reference to the system neutral point and is detrimental to electrical equipment. The value of CMV can be obtained by dividing the sum of the output phase voltages with the number of output phases. Hence, in a MR, the following is obtained:
Regardless of the power source, u CMV is determined by the output voltages which depend only on the switching states of the MR. Take 
From (9), the duty cycles become: 
C. Modulation pattern and CMV reduction
According to the previously explained principle of selecting the active space vectors in the proposed SVM method, the modulation pattern can be arranged symmetrically, as shown in Fig. 6 . The number of switching commutations in the proposed method is 6.
The proposed SVM method discards the zero vectors that produce the maximum u CMV peak value. Instead, a suitable pair of active vectors with the same absolute instantaneous value and opposite polarities is used to accomplish the function of the zero vectors. As a result, the proposed SVM method always generates the smallest u CMV calculated from (8), as shown in Fig. 7 . In the proposed SVM method, the amplitude of u CMV is reduced from U s to U s /2 as a result of a 50% reduction.
Besides the peak value of u CMV , its root-mean-square (RMS) value can also be employed to evaluate the common-mode voltage mitigation ability of the proposed method. The RMS value of u CMV generated by the conventional SMV method and the proposed method in the Nth switching period can be calculated by: ( 1) Fig. 8 shows the curves of u CMVRMSnc and u CMVRMSnp changing with m and θ under unity power factor operation. The subscripts c and p stand for the conventional and the proposed SVM methods, respectively. At a certain modulation index, the conventional SMV method shows a decrement in the per-switching period of the RMS value correlated with the increment of the sector angle θ, as shown in Fig. 8(a) . On the Fig. 9 shows the waveform of u CMVRMSf as a function of the modulation index. From Fig. 9 , a reduction in the per-fundamental period RMS value of u CMV is achieved by the proposed method. The ratio of decline reaches a maximum value of 28.6% when m is 0, and decreases to 20%~26% in the middle area of the modulation range. When the modulation index approaches 1.0, the proportion is at a minimum of 9%.
D. Narrow pulse probability analysis
Current commutation is an important issue for the reliable and safe operation of a matrix rectifier. When commutation from one switch to another is required by the modulator, the multi-step commutation strategy needs a finite time to complete the whole sequence. During this time, any new requirement will cause the unfinished process to be interrupted. Hence, the switching state, whose time interval is shorter than the commutation time, is considered to be a narrow pulse. A narrow pulse will result in an incomplete commutation sequence and lead to an output open-circuit. This is not allowed due to the absence of a free-wheeling path in MRs.
Under the narrow pulse condition, two solutions can be considered to achieve a safe commutation. The first one is extending the short durative time of the narrow pulse to the commutation time, so that the commutation process can be accomplish successfully. The second one is neglecting the SVM pulse so the required commutation is canceled. Nevertheless, both approaches have to modify the duty cycles of the space vectors which results in input current distortions and output voltage errors.
Define the commutation time as T c and take the proposed SVM method as an example. The switching state of switch S cP is a narrow pulse when T 02 /2<T c , as indicated by the dashed ellipses in Fig. 6 . Similarly, a narrow pulse will be produced by its corresponding switching state when any of the following conditions is satisfied: 
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By substituting T 01 =T 02 =T 0 /2 into (15), the following simplified conditions can be obtained: 
T T T T T
According to (16) , the narrow pulse probability of the proposed method relates to both the active vector duty cycles and the zero vector duty cycle, while the duty cycles depend on the modulation index m and the sector angle θ. By substituting (10), (11) and (12) 
It is indicated by (17) and (18) that narrow pulses exist only in the very low and very high modulation ranges. When , which is the most common operation condition, the narrow pulses can be eliminated by the proposed SVM method.
In the case of the conventional method, the narrow pulse condition is: 8
Thus the narrow pulse probability of the conventional SVM method only relates to the zero vector duty cycle and can be reduce to 0 when m<(1-8T c /T s ). However, due to the fact that the zero vector is split into six segments, the duration of each segment becomes very small. This results in a much higher probability in the high modulation area.
In conclusion, the proposed method exhibits the same narrow pulse reduction ability as the conventional method in most of the modulation range. In addition, the proposed method performs even better when the modulation index is high and it only generates more narrow pulses in the very low modulation area. The narrow pulse probabilities of both modulation strategies are verified preliminarily by the MATLAB software. The obtained simulation results are shown in Fig. 8 with the assumption that the switching period T s =1/6000s. The commutation time T c is 4μs in Fig. 10(a) and 6μs in Fig. 10(b) .
As seen from Fig. 10 , although the narrow pulse probabilities are increased as the commutation time gets longer, the relationship between these two methods remains unchanged and matches the conclusions discussed above. In Fig. 10(a) , the narrow pulse probability of the proposed method is 0 when 0.055<m<0.90. In Fig. 10(b) , the narrow pulse probability of the proposed method is 0 when 0.083<m<0.85. It is clear that the simulation results are in accordance with the theoretical values. 
IV. EXPERIMENTAL VERIFICATION
For hardware verification, an experimental prototype is built. The implementation setup consists of a control broad containing a Texas Instruments TMS320F2812 digital signal processor (DSP) and a Xilinx XC9572XL complex programmable logic device (CPLD); an analog broad containing voltage and current sensors; and a power circuit realized by insulated gate bipolar transistors (IGBT). The DSP is used for carrying out the modulation strategies, and the CPLD is used for pulse distribution and carrying out the current-direction based 4-step commutation [22] , [23] .
The phase voltage of the power supply is 100V/50Hz; the output load is R o =25Ω; the input filter parameters are L f =3mH and C f =13μF with 27Ω damping resistors paralleled with the inductors; the output inductor is 50mH; and the switching frequency is 6 kHz.
A. The common-mode voltage
The common-mode voltage waveform and its FFT analysis with the conventional SVM method at m=0.6 are shown in Fig.  11 . The peak value of u CMV reaches 141V with the corresponding magnitude of the input phase voltage U s . Fig.  12 shows the u CMV waveform and its FFT analysis with the proposed method. As shown in Fig. 12 , the peak value of u CMV decreases to 71V, which means that a 50% reduction in the amplitude of u CMV is achieved. Furthermore, the FFT analysis of the u CMV waveforms shows the reduced harmonic components for the proposed method. Fig. 13 shows bar graphs of the measurements in the per-fundamental period RMS value of u CMV using a different modulation index. When compared to the conventional SVM method, the proposed method shows a reduced RMS value of u CMV in the whole modulation range. The experimental results coincide well with the theoretical analysis.
B. The Narrow Pulse
The input and output performances can be used to evaluate the narrow pulse probability of each modulation strategy. The waveforms in Fig. 14 -Fig. 16 are measured under low, middle and high modulation situations. The extending approach mentioned in the previous section is utilized under the narrow pulse condition.
The input and output waveforms when the modulation index m=0.1 are shown in Fig. 14. The conventional method shows a better performance with less output current ripple and input current total harmonic distortion. Fig. 15 shows the performance comparison at m=0. 6 . It shows that both of the methods perform well, but that the THD value in the proposed method is slightly larger than that in the conventional method. Fig. 16 shows that at m=0.9, the proposed method has a much lower input current THD value and output current ripple. On the other hand, the input and output waveforms with the conventional method are distorted as a result of the much larger narrow pulse probability. Moreover, the output voltage in Fig.  16(a) is lower than the theoretical value, due to a zero vector duty cycle extension to avoid narrow pulses.
V. CONCLUSIONS
In this paper, the relationship between the common-mode voltage and the switching states are clarified and an improved SVM method for matrix rectifiers that can reduce the common-mode voltage is developed. Additionally, the narrow pulse probability of the proposed method is discussed in detail with consideration of the commutation time. The proposed modulation method provides several benefits, such as mitigating the uCMV peak value to 50 % with less harmonic components and a reduced RMS value, better waveform qualities of the input and output in the high modulation area, and a reduction of the switching loss due to the ideal switching pattern arrangement. The experimental results verify these advantages, which strengthens the attractiveness of matrix rectifiers for industry applications.
